0	jc9:
19/1	31 U
3/00	S
	PIC

09-14-00

A

lease type a plus	s sign (+) inside this box \Rightarrow 🗌	+		Appro	ved for use through	h ng/an/onno I OMB (/05 (4/98) 0651-0032 +
nder the Paperw	ork Reduction Act of 1995, no p	ersons are required t	o respond to a	Patent and Trader collection of informa	mark Office: U.S. D ition unless it displa	PARTMENT OF CO	MMERCE I
	UTILITY	·	Attorney Doc	ket No. RCA	89,970		
PATI	ENT APPLICAT	ION	First Inventor	r or Application Id	entier Rober	t Warren Sc	hmidt
	TRANSMITTAL		Title VOL			ON CIRCUITS	0
	n provisional applications under	37 C.F R. § 1 53(b))	Express Mai	Label No. EL4	7951275502		و يه
					Assistant Com	missioner for Paten	
	PPLICATION ELEMENTS oter 600 concerning utility patent			ADDRESS TO		pilcation	99.5
	e Transmittal Form (e.g., Formit an onginal and a duplicate f		5.	Microfiche	Computer Progr	am (Appendix)	682
2 X Spe	cification	Total Pages 7	71 6.	Nucleotide and/o		equence Submission	
.,	terred arrangement set forth bel escriptive title of the Inventio				mputer Readable	в Сору	
	oss References to Related			b. Pay	ner Conv (identic	cal to computer cop	nv)
	atement Regarding Fed spo						
	eference to Microfiche Appe	ndix	-			identity of above	
	ckground of the invention	_	<u> </u>	ACCOMP	ANYING APPL	ICATION PART	S
-	ief Summary of the Invention ief Description of the Drawir		7.		•	sheet & documen	t(s))
	tailed Description		8.		§3.73(b) Statemo re is an assigne		1
- Clá	aim(s)		9.		-	nent (if applicable)	1
Ab	ostract of the Disclosure		_		n Disclosure	Copies	
3. X Dra	wing(s) (35 U.S.C. 113) [Total Sheets 2]] 10.		(IDS)/PTO-144		
4. Oath or D	eclaration	Total Pages	7, 11.	Preliminar	y Amendment		
	Newly executed (original	` '] · 12.	1381	ceipt Postcard (1
* _	Conv from a prior appli	cation (37 C.F.R.	6 1.63(d))	Should b	e specifically ite	-	
ь	(for continuation/divisional	with Box 16 complete	13.	Statemen	t(s) State	ement filed in prior us still proper and d	
	i. DELETION OF I	VVENTOR(S) ent attached delet	ina L.	(PTC/SB/0	Copy of Priority (• •	
	inventor(s) name	id in the prior appl	ication,		priority is claime		1
	see 37 C.F.R. §	1.63(d)(2) and 1		Other:	***************************************	*****************************	
DETER A CMAI	LL ENTITY STATEMENT IS REQUIR IN A PRIOR APPLICATION & REL	ED 137 C.P.R. 9 1.371.	eacer (***************************************		*******
	NTINUING APPLICATION,			he requeite informi	tion below and in	e preliminary amendn	nent:
_	Intinuation Divisional	Continuation-			ation No:		[
بيا	ii ii Cara			Gr	oup / Art Unit:	eb as declaration in	aunolied
	ATION or DIVISIONAL APPS (, is considered a part of the d						
reference. Tr	, is considered a part of the d se incorporation <u>can only</u> be t	alled abou when a	portion ness be	en medvertently c	mitted from the s	submitted application	n parts.
		17. CORRES	PONDENCE	ADDHESS			
	ner Number or Ber Code Label			1	or 🔲 Con	respondence address	below
		(Insert Customer I	lo. or Attach be	r code label here)			
	Joseph S. Tripo	li					
Name	Thomson Multime	dia Licens	ing Inc.				
	Patent Operation	n					
Address	Two Independence	e Way, P.	0. Box 5	312			
City	Princeton		State	NJ	Zip Code	08543-5312	
Country	USA	Teleph	one 60	9/734-	Fax	609/734-9	700
	Frederic	A Wein		Registration No	. (Attorney/Agent)	27,168	
-	Print (ypo)	1/1/2 X1/	1111	<u> </u>	Date	0/13/	00
Signatul		The law of hour	to complete.	Time vili vary dec	ending upon the t	needs of the individua	al case. Any
Burden Hour S comments on	Statement: This form a estimate the amount of time you are re-	uired to complete the	nis form should	be sent to the Chi	et Information Offi	cer, Patent and Tradi Commissioner for Pat	emark Office. tents,
Washington, D	the amount of time-you are re IC 20231, DO NOT SEND FEE plication, Washington, DC 2023	S OH COMPLETED	FURMO IU IF	AUDINESS. SE			

+

EL4775 / A755 / 45 PTO/SB/17 (12/99)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995 no persons are required to re

	TR					
	for	FY	20	000)	

Patent fees are subject to annual revision Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid. See Forms PTO/SB/09-12. See 37 C F R. §§ 1 27 and 1 28.

TOTAL AMOUNT OF PAYMENT

" " 690_00

spond to a collection of miormation unless it displays a valid OMB control number.				
Complete if Known				
Application Number				
Filing Date	Herewith			
First Named Inventor	Robert Warren Schmidt			
Examiner Name				
Group / Art Unit				
Attorney Docket No.	RCA 89,970	J		

METHOD OF PAYMENT (check one)	FEE CALCULATION (continued)
1. The Commissioner is hereby authorized to charge indicated fees and credit any overpayments to:	3. ADDITIONAL FEES
indicated fees and credit any overpayments to:	Large Entity Small Entity Fee Fee Fee Fee Fee Fee Fee Paid
Deposit	Code (\$) Code (\$)
Account Number 07-0832	105 130 205 65 Surcharge - late filing fee or oath
Deposit	127 50 227 25 Surcharge - late provisional filing fee or cover sheet.
Account THOMSON multimedia	120 130 130 Non-English specification
Name Licensing Inc.	139 130 130 130 130
Charge Any Additional Fee Required Under 37 CFR §§ 1.16 and 1.17	Democrate authorized of SIR ages to
	Examiner action
2. Payment Enclosed:	113 1,840° 113 1,840° Requesting publication of SIR after Examiner action
Check Order Other	Extension for reply within first month
FEE CALCULATION	Fytension for reply within second month
1. BASIC FILING FEE	116 380 218 190 Extension for reply within third month
Large Entity Small Entity	118 1,360 218 680 Extension for reply within fourth month
Fee Fee Fee Fee Description Code (\$) Code (\$) Fee Paid	128 1,850 228 925 Extension for reply within fifth month
101 690 201 345 Utility filing fee 690.00	119 300 219 150 Notice of Appeal
108 310 206 155 Design filing fee	120 300 220 150 Filing a brief in support of an appeal
107 480 207 240 Plant filing fee	121 260 221 130 Request for oral hearing
108 690 208 345 Reissue filing fee	138 1,510 138 1,510 Petition to institute a public use proceeding
114 150 214 75 Provisional filing fee	140 110 240 55 Petition to revive - unavoidable
SUBTOTAL (1) (\$) 690.00	141 1,210 241 605 Petition to revive - unintentional
2. EXTRA CLAIM FEES	142 1,210 242 605 Utility Issue fee (or reissue)
Fee from	142 430 243 215 Design issue fee
	144 580 244 290 Plant issue fee
Total Claims	122 130 122 130 Petitions to the Commissioner
Claims Multiple Dependent	123 50 123 50 Petitions related to provisional applications
**or number previously paid, if greater, For Reissues, see below	v 128 240 126 240 Submission of Information Disclosure Stmt
Large Entity Small Entity	581 40 581 40 Recording each patent assignment per
Fee Fee Fee Fee Description Code (\$) Code (\$)	property (times number of properties)
103 18 203 9 Claims in excess of 20	148 690 248 345 Filing a submission after final rejection
102 78 202 39 Independent claims in excess of 3	(37 CFR § 1.129(a)) 149 690 249 345 For each additional invention to be
104 260 204 130 Multiple dependent claim, if not paid	
109 78 209 39 ** Reissue independent claims	Other fee (specify)
over original patent	Other fee (specify)
110 18 210 9 ** Reissue claims in excess of 20 and over original patent	Other fee (specify)
	Subtotal (3) (\$)
SUBTOTAL (2) (\$)	*Reduced by Basic Filing Fee Paid SUBTUTAL (3)
SUBMITTED BY	Complete (if applicable)
Name (Pnnt/Type) Frederic A. Wein	Registration No. 27,168 Telephone 609-734-9518
	Date 9/13/00
Signature	17117100
WARNING:	

information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038.

Express Mail EL47951275505

VOLTAGE LEVEL TRANSLATION CIRCUITS

CLAIM OF PRIORITY

Priority is claimed from U.S. Provisional Application No. 60/174,695 filed January 6, 2000.

10

5

TECHNICAL FIELD

The present invention relates to the field of the operation of integrated circuits; and more particularly, relates to the adaptation of integrated circuits to work with power supplies having incompatible configurations and/or voltage levels. In both cases, the incompatibility is overcome by using voltage level translation.

BACKGROUND

In consumer electronics where low cost is an important engineering parameter, it is not uncommon to design using low cost parts in a manner in which the part was not designed to be used. Such a case can be where the power supply for a device has been designed for other purposes and it becomes necessary to use this seemingly incompatible power supply for providing an auxiliary feature. Such a case can be for a DVD player where the power supply is a balanced split level power supply, i.e., ±5.0 volts with a center tapped ground, and it is desirable for cost reasons to use an integrated circuit which is designed for a single ended power supply with input and output coupling capacitors, which are desirable to eliminate. Such input and output coupling capacitors represent an extra parts cost and also can take up printed circuit board space which sometimes is very limited. Moreover, if the input and output capacitors are electrolytics, they are particularly larger than other capacitors and represent an additional reliability problem which is desirable to eliminate.

Additionally, the incompatibility of power supply and integrated circuit configurations can occur in, for example, a digital circuit system, where various subsystems operate with different power and voltage requirements. Some integrated circuit protocols and systems require a supply voltage with a Vcc (the positive rail voltage) of 3.3 volts and a Vss (the lower rail voltage) of ground potential, while others may require a Vcc -to-Vss voltage of 5.0 volts or 2.9 volts.

Still further concerning incompatible voltages available from a power supply, many integrated circuits are extremely sensitive to over-voltage or over-current, since

such overages can not only provide incorrect results (particularly if the integrated circuit is digital) but can also cause physical damage to the integrated circuit. Most processors have voltage and current ratings that may not be exceeded by even a little bit without causing severe damage to the integrated circuit. For example, it is not uncommon for microprocessors designed for operating at a power supply voltage of 3.3 volts to be damaged by application of signals in excess of a peak to peak of 3.45 volts when reading data from RAMs in which the high/low voltage differential is 5.0 volts. Therefore, closely limiting the voltage supply levels to meet specification is essential to the operation of integrated circuits.

15 SUMMARY OF THE INVENTION

A first embodiment of a voltage level translator is presented for operating an operational amplifier integrated circuit designed for operation with a single ended power supply, to operate with a split level power supply having a center tapped ground. A first polarity power supply terminal of a operational amplifier integrated circuit is connected to a first polarity of the of the split level power supply, and a second polarity power supply terminal of the operational amplifier integrated circuit is connected to an second polarity of the power supply, with a signal input terminal of the operational amplifier being connected to the center tapped ground.

A second embodiment of a voltage level translator is presented to permit an integrated circuit having a predetermined maximum voltage rating to be operated with a split level power supply having a power supply voltage greater than the voltage rating, wherein a first voltage translation zener diode is coupled in series between a first polarity of the power supply and an appropriate first polarity terminal of the integrated circuit, and a second voltage translation zener diode is coupled in series between a second polarity of the power supply and an second polarity terminal of the integrated circuit,

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a partial schematic,-partial block diagram of a prior art circuit.

Fig. 2 is a schematic of the amplifier of Fig. 1 incorporating the two translation circuits according to aspects of the present invention.

5 DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

Fig. 1 is a prior art partial schematic,-partial block diagram of an applications circuit for an LM4881 integrated circuit, as recommended by the manufacturer of the integrated circuit, ©1997 National Semiconductor Corporation USA., and appropriately modified to comply with patent application requirements.

Referring to Fig. 1, an amplifier system, generally designated 10, includes an integrated circuit chip 12, which, in the exemplary embodiment, provides a pair of operational amplifiers 14R, 14L for respective L and R stereophonic amplification and sound reproduction. Signals R and L are coupled to inverting inputs 17R, 17L of respective amplifiers 14R, 14L through respective coupling capacitors 18R, 18L and isolation resistors 20R, 20L. Output signals of amplifiers 14R, 14L at terminals 15R, 15L, drive respective loudspeakers 16R, 16L through coupling capacitors 22R, 22L. Loudspeakers 16R, 16L in the present case are earphone speakers.

Power for this arrangement is provided by a single ended power supply (not shown), with one side grounded at node 24, and positive voltage V_{DD} provided at node 26. Resistors 28R, 28L form a divider for providing a virtual AC reference signal ground at their junction for non-inverting terminals 30R, 30L through coupling capacitor 32. Power supply decoupling capacitor 33 prevents high frequency common mode feedback through the power supply. Resistors 36R, 36L in parallel with respective high frequency roll-off capacitors 38R, 38L, from respective output terminals 15R, 15L, to inverting terminals 17R, 17L and isolation resistors 20r, 20L, provide negative signal feedback and prevent oscillation with a high frequency roll-off. Resistors 40R, 40L provide a DC return for leakage currents thus improving DC stability. Shut-down circuit 41 is internal to integrated circuit 12.

Particular note should be made of DC blocking, coupling capacitors 18R, 18L, 30 22R, 22L as well as AC ground coupling capacitor 32. By the voltage translation disclosed in connection with Fig. 2 of the circuit of Fig. 1, so that the circuit is powered by a split voltage power supply with a center tapped ground, these five coupling capacitors are eliminated, as will be discussed below.

The single-ended power supply used for Fig. 1 (not shown) and the split voltage power supply with a center tapped ground (not shown) used for Fig. 2, are both well known power supply configurations which can be found, inter alia, in the Motorola™ Silicon Rectifier Handbook, ©1966, at pages 4-10 and 6-4 respectively. The single ended power supply can be a full wave or full wave bridge power supply with a single

20

5 DC polarity to ground. The "split voltage power supply" is commonly referred to as a full wave bridge doubler, generating opposite DC polarities with respect to an AC input lead which serves as ground. The ground serves as a center tapped AC ground return at the junction of series power supply capacitors, as well as a DC ground for the plus and minus DC power supply voltages.

10 The device into which the described headphone amplifier is to be installed, is a DVD player. One of the "incompatibility" problems is that the configuration of the DVD power supply is a "split voltage power supply" which is not compatible with the integrated circuit, which was designed for a single ended power supply, as discussed in Fig. 1. The second of the "incompatibility" problems is that once the configuration 15 incompatibility problem is overcome, the power supply voltages of the second power supply exceeded the maximum voltage specifications for the chosen integrated circuit. Both problems of "incompatibility" are overcome by the voltage translation circuits shown in Fig. 2, and discussed and claimed below, wherein like members to the members of Fig. 1 are given like numeral designations.

Referring now to Fig. 2, the circuit of Fig. 1 is voltage translated to be used with a split voltage power supply having plus and minus voltages available with a center tapped ground, wherein node 26 is connected to the plus voltage supply, node 24 is connected to the negative voltage supply and ground node 40 is connected to the center tapped ground. In this way, the voltages of the integrated circuit are translated 25 negative by one half the total voltage of the single ended supply of Fig. 1.

Since the ground terminal is now an actual ground voltage of the split level power supply instead of a virtual ground for the single ended power supply as provided by divider resistors 28R, 28L and capacitor 32, the DC blocking capacitors 18R, 18L, 22R and 22L are no longer required because the AC ground is at the power supply 30 voltage of DC ground. Since the AC and DC grounds are now at the same DC voltage. capacitor 32 also becomes unnecessary.

Having solved the configuration "incompatibility" problem and saved five coupling capacitors by voltage translation, this leaves the voltage level "incompatibility" problem. The present invention also discloses a system comprising a level translator 35 circuit having level translators provided by a zener diode conducting in the zener region, with each zener diode reducing the voltage level on one side of the split level power supply applied to integrated circuit 12. The translation of voltages from a first voltage level to a second voltage level is provided by generating a zener voltage and 5 applying the zener voltage as a voltage drop between the power supply terminals and the operational amplifier nodes 24, 26.

In the present instance, the split level power supply voltages are ±5.0 volts but the particular integrated circuit is specified for 5.5 volts maximum. This 10 volt supply exceeds the maximum voltage rating of the integrated circuit since it is possible that adjacent parts of the integrated circuit may have a 10 volt differential between them, e.g., if the integrated circuit chip substrate is internally connected to one of the power supply voltages and not to ground.

This possible over-voltage condition is solved by adding two 2.4 volt zener diodes 50, 52 poled in their zener polarity, each added in series with one side of the split power supply voltages. The two zener diodes thus provide a 2 x 2.4 = 4.8 volt drop to bring the maximum power supply voltage to 5.2 volts across the integrated circuit 12. Thus, each of the split voltage power supply sides of ±5.0 volts are translated downward to ±2.6 volts. Zener diodes 50, 52 are selected to be in the zener region of their characteristic at the DC current drawn by the amplifiers 14R, 14L. In the alternative, non-zener silicon diodes, poled in the forward conducting direction, can also be used (not shown), e.g. four diodes each having a 0.6 voltage drop, would provide a 2.4 volts drop instead of a zener diode. The value of the zener voltages or the number of forward biased silicon diodes can be chosen according to the level of voltage drop desired. However, using zener diodes, provides better power supply regulation.

The present embodiment(s) shows the operational amplifiers 14R, 14L in an inverting amplifier configuration where the gain $A_v = R_f/R_i$ where R_f is the negative feedback resistor and R_i is the input impedance at terminal 17R, 17L. The present embodiments also apply with the operational amplifiers 14R, 14L connected in a non-inverting amplifier configuration (not shown), i.e., the feedback resistors are returned to the non-inverting terminals 30R, 30L with a gain $A_v = 1 + (R_f/R_i)$ and the inverting terminals 17R, 17L are coupled to ground.

The present embodiment(s) show a voltage translation from an over-voltage power supply which is a split level power supply. It is within the contemplation of the present invention that a single ended over-voltage power supply can be used in which case only a single zener diode need be used.

5

CLAIMS

1. A voltage level translator for operating an operational amplifier integrated circuit designed for operation with a single ended power supply, to operate with a split level power supply having a center tapped ground, comprising:

operational amplifier integrated circuit to a first polarity of the power supply,

second means for connecting a second polarity power supply terminal of the operational amplifier integrated circuit to a second polarity of the split level power supply, and

means for connecting a signal input terminal of the operational amplifier to a center tapped ground of the split level power supply.

- 2. The voltage level translator of claim 1 wherein another signal input terminal of the operational amplifier is coupled to a signal source referenced to ground without any DC isolation capacitors connected in series with the amplifier and the output terminal of the operational amplifier is coupled to a signal load referenced to ground without any DC isolation capacitors connected in series with the amplifier.
 - 3. The voltage level translator of claim 2 wherein the signal load is a loudspeaker having one terminal referenced to ground.
- 4. The voltage level translator of claim 1 wherein the amplifier includes a 25 plurality of amplifiers on the same integrated circuit chip having a common substrate, and all of the plurality of amplifiers are also voltage level translated, the substrate being biased the same amount with respect to each of the plurality of amplifiers.
- 5. The voltage level translator of claim 1 wherein the split level power supply having a center tapped ground also provides power to other circuits performing other 30 functions.
 - 6. The voltage level translator of claim 5 wherein the amplifier output load is an earphone and the other circuits performing other functions is a DVD player.
 - 7. The voltage level translator of claim 1 wherein the amplifier has an AC reference which is connected to the DC voltage ground.

5 ABSTRACT

Voltage level translators are presented, inter alia, for operating an operational amplifier integrated circuit designed for operation with a single ended power supply, to operate with a split level power supply having a center tapped ground. A first polarity power supply terminal of a operational amplifier integrated circuit is coupled to a first polarity of the of the split level power supply, and a second polarity power supply terminal of the operational amplifier integrated circuit is coupled to a second polarity of the power supply, with a positive signal input terminal of the operational amplifier being coupled to a center tapped ground of the split level power supply. A second voltage level translator is presented to operate an integrated circuit having a maximum voltage rating with a power supply having a power supply voltage greater than the maximum voltage rating, wherein a first zener diode is coupled in series between a first polarity of the power supply and a first polarity terminal of the integrated circuit, and a second zener diode is coupled in series between a second polarity of the power supply and a second polarity terminal of the integrated circuit.



